# SpecInsight



The Registers module

## SpecInsight-ACE(Generation of Assertion code)

## [Function]

- Create a timing chart in a dedicated editor.
- Define the assertion specification on the timing chart.
- •Generate the System Verilog Assertion from assertion specification.

### [Feature]

- ·Create a timing chart easily.
- Define an assertion without knowing the assertion language.
- •Output an assertion description that was defined in Figure.

### [Advantage]

- •Adopt the assertion-based verification easily.
- X Detailed knowledge on the assertion is not required.
- •Be easier to review for contents can be displayed in the figure
- Reuse assertion and Timing chart easily.



Fig.6 Example of assertion definition



S C # Text.	Ships - Ö
Assertion Orosy Assertion Revents Depretation	PEAS ADD Moli (and ARREAD's MAX WAIT Preparet low of ARD/MID and ARPER/O/ Mens ARWAIT: and Mark character is 1 when 0 occurs DR 100 occurs, there multitle (RRMART/D).
	property p.p.of this preads particular. #provide \$C(15) (Bool Analysis) = 0.0007(brack(AWAR(20) 85 (AWAR(2)=0))+ #2(30) (ARS(AD) = 0) #2(30) (ARS(AD) = 0)
	ASI's lock, ARREADY, DANCHATT, source an approximation of the contract, provident of the contract of the providence of the contract of the con
Autoritan Carment	Percentential Fail AREADV is asserted within MINIARD scrites of APARAD land

#### Fig.7 Example of Assertion Code Output

[Product page] Please see the FAQ and videos http://cmengineering.co.jp/products/specinsight-ace.html

## SpecInsight-TEX (Generation of Testbench code)

- [Function]
  - Generate the input data of the Testbench from the timing chart basing specification.
  - Create a verification scenario by combining a plurality of timing charts.
  - Choose Verilog or VHDL for Testbench

## [Feature]

- ·Create a Testbench with a simple operation.
- •Auto connect RTL and Testbench from Signals table.
- · Import assertion which is generated in SpecInsight-ACE easily .

## [Advantage]

- Run a simulation easily even for the inexperienced person in Testbench.
- Check the operation by simulation early in design.





## [Product page] Please see the FAQs and videos http://cmengineering.co.jp/products/specinsight-tex.html

Item	Support Platform	Remarks
OS	Windows8/7	
Microsoft Office	Excel2013/2010/2007	
Simulator	VCS/IES/ModelSim(%)	*Assertion: ModelSim DE
FPGA Tool	Xilinx: ISE, Altera: Quartus II	SpecInsight-NEO

 Products are subject to change without prior notice.

Feb, 2015 Rev1.3

## [Contact ] CM Engineering Co.,Ltd. Marketing & Sales Department • Business Planning Office TEL: +81-3-6420-0936 <u>http://cmengineering.co.jp</u>