





SpecInsight

Tool for automatically generating the RTL and verification data from input specification



SpecInsight-NEO(Connect modules)

[Function]

- Generate the inter-module connection RTL from signals table and connection information.
- Select Verilog or VHDL for RTL coding.

[Feature]

- Create Signals table, connection information in Excel. Also be used as your format.
- Check the mismatch of input and output definition and bit width.

[Advantage]

- Be released after creating connection without mistake.

AO_WID	I	clk	-	8	
AO_MDATA	I	clk	-	64	
AO_MLAST	I	clk	P	1	
AO_MSTRB	I	clk	-	8	
AO_MREADY	O	clk	P	1	1'b0
AO_BID	I	clk	-	8	
AO_BRESP	I	clk	-	2	
AO_BVALID	I	clk	-	1	
AO_BREADY	O	clk	P	1	1'b0
AO_ARID	I	clk	-	8	
AO_ARADDR	I	clk	-	32	
AO_ARLEN	I	clk	-	5	
AO_ARSIZE	I	clk	-	3	

Fig.1 Example of Signals Table

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity a1 is
port (
  clk      : in  std_logic; -- Clock
  rst_x   : in  std_logic; -- hardware set
  A1_AWID : in  std_logic_vector( 7 downto 0 );
  A1_AWADDR : in  std_logic_vector( 31 downto 0 );
  A1_AWLEN : in  std_logic_vector( 4 downto 0 );
  A1_AWSIZE : in  std_logic_vector( 2 downto 0 );
  A1_AWBURST : in  std_logic_vector( 2 downto 0 );
  A1_AWLOCK : in  std_logic;
  ...
);
end entity a1;
```

Fig.2 Example of RTL Output

SpecInsight-REG(Generation of Registers module)

[Function]

- Generate a register module RTL from the register spec.
- Select Verilog or VHDL for RTL coding.
- Support the standard bus interface.

[Feature]

- Check the mistake of duplication of address map and the register name.
- Support AXI, AHB, APB.


[Advantage]

- Although there are many register, it can generate RTL easily if the register specifications are defined.
- Unify the format of specifications and RTL

BaseAddress	Group Name	Bit	Bus	Reset	Connection	Remark
Group	Block	Size	Access	Initial value	Output	Note 1
		(Byte)	Property	Async	Internal I/F	Description
0x000						INT_SOURCE
0x04						TXB [0] RW 0 0 Iv.O Interrupt Source Register
						TXE [1] RW 0 0 Iv.O Transmit Buffer
						RXF [2] RW 0 0 Iv.O Transmit Error
						RXE [3] RW 0 0 Iv.O Receive Frame
						BUSY [4] RW 0 0 Iv.O Receive Error
						TXC [5] RW 0 0 Iv.O Busy
						RXC [6] RW 0 0 Iv.O Transmit Control Frame
						RXC [7] RSW 0 0 Iv.O Receive Control Frame
						svoyaku [31:7] RSW 0 0 None
0x08						INT_MASK
						TXB M [0] RW 0 0 Transmit Buffer Mask
						TXE M [1] RW 0 0 Transmit Error Mask
						RXF M [2] RW 0 0 Receive Frame Mask
						RXE M [3] RW 0 0 Receive Error Mask

Fig.3 Example of Registers Specification

Fig.4 Configuration of The Registers module



SpecInsight-ACE(Generation of Assertion code)

[Function]

- Create a timing chart in a dedicated editor.
- Define the assertion specification on the timing chart.
- Generate the System Verilog Assertion from assertion specification.

[Feature]

- Create a timing chart easily.
- Define an assertion without knowing the assertion language.
- Output an assertion description that was defined in Figure.

[Advantage]

- Adopt the assertion-based verification easily.
 - ※ Detailed knowledge on the assertion is not required.
- Be easier to review for contents can be displayed in the figure
- Reuse assertion and Timing chart easily.




Fig.5 Example of Timing Chart (For Specification)




Fig.6 Example of assertion definition

```
Timing chart processor
Assertion Group: READ_ADDR
Assertion:
  ARVALID and ARREADY: MAX_WAIT
Response time of ARVALID and ARREADY
When ARVALID is 1 also changed to 1 after 6 cycles OR 100 cycles, then
must be (ARREADY==1).
property spec {
  spec: arready_max_wait
  @spec: ACLK
  @spec: ARVALID == 1 && (ARREADY==1 || ARREADY==0)
  @spec: (ARREADY == 1)
  and property
  ArValid and ArReady: MAX_WAIT assert property { until (ArReady_max_wait)
  else wait
  @spec: ARREADY == 1 && (ARREADY==1 || ARREADY==0)
  end
Assertion Comment: Recommended that ARREADY is asserted within MAX_WAIT cycles of ARVALID
being asserted.
```

Fig.7 Example of Assertion Code Output

[Product page] Please see the FAQ and videos <http://cmengineering.co.jp/products/specinsight-ace.html>

SpecInsight-TEX (Generation of Testbench code)

[Function]

- Generate the input data of the Testbench from the timing chart basing specification.
- Create a verification scenario by combining a plurality of timing charts.
- Choose Verilog or VHDL for Testbench

[Feature]

- Create a Testbench with a simple operation.
- Auto connect RTL and Testbench from Signals table.
- Import assertion which is generated in SpecInsight-ACE easily .

[Advantage]

- Run a simulation easily even for the inexperienced person in Testbench.
- Check the operation by simulation early in design.

```
wait until !CLKR_event and CLK='1';
ADR[15 downto 0] <= "100000000010000";
MDATA[15 downto 0] <= "0000000000000000";
AFBWrite(
  CLK,
  ADR[15 downto 0],
  MDATA[15 downto 0],
  PADDR[15 downto 0],
  PSEL,
  PENABLE,
  PRWRITE,
  PRDATA);
wait until !CLKR_event and CLK='1';
EN_B <= '1';
ST_B <= '1';
DATA_B[8 downto 0] <= "1111";
wait until !CLKR_event and CLK='1';
ST_B <= '0';
wait until !CLKR_event and CLK='1';
EN_B <= '1';
wait until !CLKR_event and CLK='1';
END_B <= '1';
wait until !CLKR_event and CLK='1';
EN_B <= '0';
DATA_B[8 downto 0] <= "0000";
wait until !CLKR_event and CLK='1';
EN_B <= '1';
ST_B <= '1';
DATA_B[8 downto 0] <= "1111";
wait until !CLKR_event and CLK='1';
ST_B <= '0';
wait until !CLKR_event and CLK='1';
```

Fig.8 Example of test bench Output

[Product page] Please see the FAQs and videos <http://cmengineering.co.jp/products/specinsight-tex.html>

Item	Support Platform	Remarks
OS	Windows8/7	
Microsoft Office	Excel2013/2010/2007	
Simulator	VCS/IES/ModelSim(※)	※Assertion: ModelSim DE
FPGA Tool	Xilinx: ISE, Altera: Quartus II	SpecInsight-NEO

* Products are subject to change without prior notice.

Feb, 2015 Rev1.3